CMOS Inverter Delay Timing and Inverter Layout

The delay timing, schematic, and layout of the CMOS inverter is presented. The effects of channel width and channel length on inverter delay is examined. The masking layers for the cmos inverter are shown.